



MOTIUS
WE R&D.

RISC-V SoC Reference Architecture

Motius GmbH
November 19, 2025 15:13 (db28569)



RISC-V SoC Reference Architecture



Confidential

This is an ongoing project under strict confidentiality, so we can only share a very high level overview.

RISC-V is a free and open-source instruction set architecture (ISA) that seems to inspire the imagination and innovation of players in the semiconductor business. Technologically, it is not a leap forward compared to the incumbents, except for having a strong focus on modularity and extensibility in the design. In combination with the open standard approach of the project however, this creates an exiting new way of building SoCs.

The benefits of the design freedom however comes with the drawback of ecosystem fragmentation, compatibility and portability.

To manage this, we are supporting our customer in the design of a reference architecture, which should stand as focal point for developing tools and methods to deal with this issue.

FPGAs, Tools & IPs used in this project:

- Genesys 2 AMD Kintex™ 7
- Synopsys commercial RISC-V CPU - ARC-V
- Synopsys commercial peripherals IPs
- RISC-V CVA6 CPU
- Segger debuggers
- Open Source IP modules: UART, SPI, I2C, DRAM, AXI and Wishbone